

Technical documentation





SN54HCT02, SN74HCT02

SCLS065G - NOVEMBER 1988 - REVISED OCTOBER 2022

SNx4HCT02 Quadruple 2-Input Positive-Nor Gates

1 Features

Texas

INSTRUMENTS

- Operating voltage range of 4.5V to 5.5V •
- Outputs can drive up to 10 LSTTL loads •
- Low power consumption, 20-µA max I_{CC}
- Typical t_{pd} = 10ns ٠
- ±4-mA output drive at 5V
- Low input current of 1µA max •
- Inputs are TTL-Voltage compatible •

2 Description

These devices contain four independent 2-input NOR gates. They perform the Boolean function $Y = \overline{A} \cdot \overline{B}$ or $Y = \overline{A + B}$ in positive logic.

D	Device Information ⁽¹⁾										
PART NUMBER	PACKAGE	BODY SIZE (NOM)									
SN74HCT02D	SOIC (14)	8.65 mm × 3.90 mm									
SN74HCT02N	PDIP (14)	19.31 mm × 6.35 mm									
SN74HCT02NSR	SO (14)	10.20 mm × 5.30 mm									
SN74HCT02PW	TSSOP (14)	5.00 mm × 4.40 mm									

For all available packages, see the orderable addendum at (1) the end of the data sheet.



Functional Block Diagram





Table of Contents

1 Features1	7.2 Functional Block Diagram7
2 Description1	7.3 Device Functional Modes7
3 Revision History2	8 Power Supply Recommendations8
4 Pin Configuration and Functions	9 Layout
5 Specifications4	9.1 Layout Guidelines8
5.1 Absolute Maximum Ratings4	10 Device and Documentation Support9
5.2 Recommended Operating Conditions ⁽¹⁾	10.1 Documentation Support9
5.3 Thermal Information4	10.2 Receiving Notification of Documentation Updates9
5.4 Electrical Characteristics5	10.3 Support Resources9
5.5 Switching Characteristics5	10.4 Trademarks9
5.6 Operating Characteristics5	10.5 Electrostatic Discharge Caution9
6 Parameter Measurement Information	10.6 Glossary
7 Detailed Description7	11 Mechanical, Packaging, and Orderable
7.1 Overview	Information


3 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision F (February 2022) to Revision G (October 2022)	Page
 Increased RθJA for packages: D (86 to 138.7); N (80 to 67); NS (76 to 93.3); PW (113 to 120.1) 	4
Changes from Revision E (July 2003) to Revision F (February 2022)	Page
· Updated the numbering, formatting, tables, figures, and cross-references throughout the doucment	nt to reflect



4 Pin Configuration and Functions







Top View



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
I _{IK}	Input clamp current	$(V_{I} < 0 \text{ or } V_{I} > V_{CC})^{(2)}$		±20	mA
I _{OK}	Output clamp current	$(V_{\rm O} < 0 \text{ or } V_{\rm O} > V_{\rm CC})^{(2)}$		±20	mA
I _O	Continuous output current	$(V_{O} = 0 \text{ to } V_{CC})$		±25	mA
	Continuous current through V _C	_C or ground current		±50	mA
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 Recommended Operating Conditions⁽¹⁾

			S	N54H	CT02 ⁽²	!)	SN	74HCT02	!	UNIT
			MIN	NON	И	MAX	MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		4.	5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	V _{CC} = 4.5 V to 5.5 V		2			2			V
V _{IL}	Low-level input voltage	V _{CC} = 4.5 V to 5.5 V				0.8			0.8	V
VI	Input voltage)		V _{CC}	0		V _{CC}	V
Vo	Output voltage)		V _{CC}	0		V _{CC}	V
Δt/Δv	Input transition rise/fall time					500			500	ns
T _A	Operating free-air temperature)	-5	5		125	-40		85	°C

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report Implications of Slow or Floating SMOS Inputs, literature number SCBA004.

(2) SN54HCT02 is in product preview.

5.3 Thermal Information

		D (SOIC)	N (PDIP)	NS (SO)	PW (TSSOP)	
THERMAL	METRIC	14 PINS	14 PINS	14 PINS	14 PINS	UNIT
R _{θJA}	Junction-to-ambient thermal resistance ⁽¹⁾	138.7	67	93.3	120.1	°C/W
R _{θJC (top)}	Junction-to-case (top) thermal resistance	93.8	55	50.9	49.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	94.7	46.7	53.8	63.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	49.1	35.1	17.8	6.7	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	94.3	46.5	53.3	62.5	°C/W
R _{θJC (bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC package thermal metrics* application report.



5.4 Electrical Characteristics

	PARAMETER	TEST CONDITIONS ⁽¹⁾	Vcc	T,	_A = 25°C		SN54HC	CT00 ⁽³⁾	SN74H	СТ00	UNIT
	FARAMETER	TEST CONDITIONS()	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -20 μA	4.5	4.4	4.499		4.4		4.4		V
VОН		I _{OH} = -4 mA	4.5	3.98	4.3		3.7		3.84		
V _{OL}	Low-level output voltage	I _{OL} = 20 μA	5.5		0.001	0.1		0.1		0.1	v
VOL	Low-level output voltage	I _{OL} = 4 mA	5.5		0.17	0.26		0.4		0.33	v
I _I	Input hold current	$V_{I} = V_{CC} \text{ or } 0$	5.5		±0.1	±100		±1000		±1000	nA
I _{CC}	Supply current	$V_{I} = V_{CC}$ or 0. $I_{O} = 0$	5.5			2		40		20	μA
ΔICC ⁽²⁾	Supply-current change	One input at 0.5V or 2.4 V, Other inputs at 0 or V_{CC}	5.5		1.4	2.4		3		2.9	mA
Ci	Input capacitance		4.5 to 5.5		3	10		10		10	pF

(1) V_I = V_{IH} or V_{IL}, unless otherwise noted.
 (2) This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

(3) SN54HCT02 is in product preview.

5.5 Switching Characteristics

C_L = 50 pF. See Parameter Measurement Information

DADAMETED	PARAMETER	FROM (INPUT)	(NIDUT) TO		TA	= 25°C		SN54HC	T02 ⁽¹⁾	SN74H	СТ00	
	FARAMETER		(OUTPUT)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
+ .	Propagation delay	A or B	v	4.5		11	20		30		25	ns
Lpd	Fiopagation delay	AUB	T	5.5		10	18		27		22	115
	t _t Transition time		Y	4.5		9	15		22		19	
Lt				5.5		8	14		20		17	ns

(1) SN54HCT02 is in product preview.

5.6 Operating Characteristics

T_A = 25°C

		Test Conditions	TYP	UNIT	
C _{pd}	Power dissipation capacitance	No load	20	pF	




6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_t < 6 ns.


For clock inputs, f_{max} is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.



(1) C_L includes probe and test-fixture capacitance.

Figure 6-1. Load Circuit for Push-Pull Outputs



(1) The greater between t_{PLH} and t_{PHL} is the same as $t_{\mathsf{pd}}.$

Figure 6-2. Voltage Waveforms, Propagation Delays for TTL-Compatible Inputs



7 Detailed Description


7.1 Overview

These devices contain four independent 2-input NOR gates. They perform the Boolean function $Y = \overline{A} \cdot \overline{B}$ or $Y = \overline{A + B}$ in positive logic.

7.2 Functional Block Diagram



7.3 Device Functional Modes



(*	aun gan	• /
INP	UTS	OUTPUT
Α	В	Y
Н	Х	L
Х	Н	L
L	L	Н



8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

9 Layout

9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.



10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Documentation Support

10.1.1 Related Documentation

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74HCT02D	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT02	Samples
SN74HCT02DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	HCT02	Samples
SN74HCT02DRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT02	Samples
SN74HCT02DT	ACTIVE	SOIC	D	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT02	Samples
SN74HCT02N	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HCT02N	Samples
SN74HCT02NE4	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HCT02N	Samples
SN74HCT02NSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT02	Samples
SN74HCT02PW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT02	Samples
SN74HCT02PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	HT02	Samples
SN74HCT02PWT	ACTIVE	TSSOP	PW	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT02	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HCT02DR	SOIC	D	14	2500	330.0	16.4	6.6	9.3	2.1	8.0	16.0	Q1
SN74HCT02DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HCT02DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HCT02DT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HCT02NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74HCT02PWR	TSSOP	PW	14	2000	330.0	12.4	6.85	5.45	1.6	8.0	12.0	Q1
SN74HCT02PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HCT02PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HCT02PWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

20-Oct-2022



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)				
SN74HCT02DR	SOIC	D	14	2500	366.0	364.0	50.0				
SN74HCT02DR	SOIC	D	14	2500	356.0	356.0	35.0				
SN74HCT02DR	SOIC	D	14	2500	356.0	356.0	35.0				
SN74HCT02DT	SOIC	D	14	250	210.0	185.0	35.0				
SN74HCT02NSR	SO	NS	14	2000	356.0	356.0	35.0				
SN74HCT02PWR	TSSOP	PW	14	2000	366.0	364.0	50.0				
SN74HCT02PWR	TSSOP	PW	14	2000	356.0	356.0	35.0				
SN74HCT02PWR	TSSOP	PW	14	2000	356.0	356.0	35.0				
SN74HCT02PWT	TSSOP	PW	14	250	356.0	356.0	35.0				

TEXAS INSTRUMENTS

www.ti.com

20-Oct-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74HCT02D	D	SOIC	14	50	506.6	8	3940	4.32
SN74HCT02N	N	PDIP	14	25	506	13.97	11230	4.32
SN74HCT02N	N	PDIP	14	25	506	13.97	11230	4.32
SN74HCT02NE4	N	PDIP	14	25	506	13.97	11230	4.32
SN74HCT02NE4	N	PDIP	14	25	506	13.97	11230	4.32
SN74HCT02PW	PW	TSSOP	14	90	530	10.2	3600	3.5

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated